



Advanced Microelectronics

Dr. Daniel J. Radack



Flow of Talk




- Overview
- 25nm Transistors
- Vertical Devices
- 3D Integration
- Circuits and Structures



Terascale Integration

MTO



2D Transistors



3D Si Circuits



Design Opportunity **MTO**




100s of billions of 25nm transistors available for design of monolithic electronic systems




Silicon Slot FETs

MTO



1. Etch slot




**2. Spacer and
Gate Ox**




MTO

Silicon Slot FETs



3. Gate electrode and junctions




Slot FETs functional



Planar Double Gate


MTO



Simple device concept,
difficult to self-align gates



Folded Channel FET MTO





Manufacturable double gate transistor



Double Gate FET

MTO







Vertical Devices

MTO

Interconnect

Gate





Channel engineering and greater
functionality per area



Vertical SRAM


MTO



Compact, low leakage, latching




Interconnect Challenge **MTO**





3D Integration

MTO




Integrated circuit on multiple layers




Multiple Si Layers

MTO




ELO/CMP demonstrated for 2
layers with low leakage transistors




Pixel Processor

MTO




Local comm., constrained area




25nm Circuit Demo **MTO**

250nm



25nm



Design rules for 25nm process



Summary

- 25nm transistors work!
- Vertical devices have functionality/area advantages
- Moving toward integration and circuit experiments